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Abstract— Current overshoot due to parasitic capacitance
during set transition represents a major concern for controlling
the resistance and current consumption in resistive switching
memory (RRAM) arrays. In this letter, the impact of current
overshoot on the low-resistance state (LRS) is evaluated by
means of experiments on one-transistor/one-resistor structures
of HfO2 RRAM. We develop a physics-based analytical model,
able to calculate the LRS resistance and the corresponding reset
current by a closed-form formula. The model allows predicting
the current overshoot impact for any value of compliance current,
set voltage, and parasitic capacitance.
Index Terms— Resistive switching memory, RRAM, capacitive
overshoot, reliability, analytical modeling, non volatile memory.
I. INTRODUCTION
RESISTIVE switching memory (RRAM) is a promisingcandidate for next-generation non-volatile memory and
storage class memory [1]. RRAM offers high speed [2], high
endurance [3] and good scaling thanks to atomic-scale conduc-
tive filament (CF) [4]. Reliability of RRAM is mostly affected
by switching variability [5], low-frequency noise resulting
in distribution broadening [6] and current overshoot during
set transition [7]–[15]. The latter arises due to the parasitic
capacitance CP , causing an additional discharge/charge current
in the RRAM device even when the compliance current IC is
limited by a series transistor. Since CP contains contributions
from the bitline/wordline capacitances, overshoot effects play
a major role in the power consumption and reliability of
large RRAM arrays. Therefore, predicting and controlling the
impact of the current overshoot is essential in the design of
RRAM arrays.
In this letter, we present an analytical formula for the impact
of CP on resistance and reset current Ireset . The model predicts
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Fig. 1. Voltage and current experimental measurements for one cycle
including set and reset processes and the corresponding read pulses (a), and
the corresponding I-V curve (b). Definitions of Vset , Vreset , Vstop , IC and
Ireset are reported in the figure.
the impact of the set voltage and IC on overshoot. Our results
support the ability of the model to accurately predict overshoot
effects for RRAM at any arbitrary value of CP , thus providing
a valuable tool to evaluate the impact on large RRAM arrays.
II. EXPERIMENTAL RESULTS
We characterized switching and overshoot effects in
Si-doped HfOx RRAMs with a TiN bottom electrode (BE)
and a Ti top electrode (TE) [16]. Devices were integrated in
a 1-transistor/1-resistor (1T1R) structure to provide control
of IC and minimize CP in parallel to the RRAM device. The
parasitic capacitance includes contributions from the drain
capacitance of the transistor, and the connecting metal line
between transistor and RRAM. In a RRAM array, CP might
also include the bitline/wordline capacitance. Experiments
were conducted by applying voltage pulses to the gate
electrode and the TE with an arbitrary waveform generator,
while TE voltage and current in the MOSFET were monitored
by an oscilloscope. Fig. 1 shows the typical result of the
pulsed characteristics of our RRAM device. Fig. 1a shows
the applied TE voltage during an individual cycle including
set and reset pulses, each followed by a read pulse to probe
the resistance state. Each pulse had a duration tP = 1 μs.
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Fig. 2. Experimental cumulative distributions of LRS for increasing
|Vstop | (a), schematic illustration of the 1T1R circuit with parasitic capaci-
tance (b), and average LRS resistance as a function of Vset from data and
calculations. For high |Vstop |, a low resistance tail due to parasitic overshoot
appears in (a), together with a high resistance tail due to non-switching events.
Calculations from a device compact model and the analytical Eq. (5) well
agree with data in the CP -controlled region in (c).
The dashed line displays the measured current revealing
set/reset processes. A set transition to the low-resistance
state (LRS) appears during the set pulse, followed by a read
pulse of 0.5 V. The subsequent reset pulse causes the reset
transition to the high resistance state (HRS), measured by a
second voltage pulse of −0.5 V. Note the significantly different
Iread after set (Iread ≈ 10 μA) and after reset (Iread ≈ 0).
Fig. 1b shows the corresponding I-V curve extracted from
Fig. 1a. IC was equal to 20 μA in the experiment in Fig. 1b
by control of the gate voltage VG = 1.2 V in the transistor.
The set voltage Vset ≈ 1.3 V is marked by the transition to
the LRS. Reset transition takes place at about −0.8 V with
a reset current Ireset ≈ 20 μA, close to IC [17]. Note that
Vset corresponds to the VA able to induce a set transition
in the device, thus it is applied to the whole 1T1R structure.
We used triangular pulses to extract Vset and Vreset , however,
similar results could be obtained for pulses with other
shapes.
III. PARASITIC OVERSHOOT
We cycled RRAM cells for 1000 cycles, then we extracted
the cumulative distribution function (CDF) of the LRS resis-
tance. Results are shown in Fig. 2a, for increasing |Vstop|. The
CDF shows tails at high and low resistance, both increasing
with |Vstop|. The high resistance tail is due to non-switching
events, where the device could not switch, or could switch
only partially, due to the relatively large value of Vset .
As |Vstop| increases, the reset transition results in a deeper
HRS with a relatively large Vset , which thus causes increasing
high-resistance tail in the LRS distribution. On the other
hand, the low resistance tail is due to the current overshoot
Fig. 3. Experimental and calculated I-V curves for different Vset = 1.7 V
(a) and 2 V (b). Increasing Vset leads to decreasing LRS resistance hence
higher |Ireset |.
resulting from CP connected to the node between RRAM
and MOSFET, as shown in Fig. 2b. The capacitive current
across CP causes a transient excess current higher than the
nominal IC during set transition. The capacitive current is
due to the sudden increase of the potential across CP as the
1T1R voltage divider is changed by the set transition. The
extra-current induced by CP charging, in combination with
the relatively large Vset accelerating ion migration, leads to
a CF overgrowth, with a subsequent lower LRS resistance
in correspondence of the LRS low-resistance tail. As |Vstop|
increases, HRS resistance and Vset increase, thus causing
larger overshoot effects due to the exponential increase of ion
migration rate with voltage [17], [18]. The low-resistance tail
at increasing Vstop in Fig. 2a can thus be attributed to the
overshoot arising for large Vset .
Fig. 2c shows the correlation between the average value of
the LRS resistance as a function of Vset in the preceding set
operation, for IC = 20 μA, 50 μA, 100 μA and 160 μA.
At low Vset < 1.5 V, the LRS resistance shows a con-
stant value, which increases at decreasing IC , namely an
IC -controlled regime. For higher Vset , the LRS resistance
decreases with Vset revealing the effect of the current over-
shoot, namely the CP -controlled regime.
Results are reproduced by simulations of the set transi-
tion in a 1T1R structure using a compact model of the
RRAM [19] assuming CP = 30 fF. The compact model in [19]
was demonstrated for RRAM devices under various set/reset
conditions and for simple RRAM circuits [20], [21]. In the
simulations, Vset is adjusted by assuming variable resistance
in the HRS, which is naturally obtained in the experiment
thanks to the stochastic switching in our RRAM [5]. Fig. 3
reports the impact of capacitive overshoot at variable Vset ,
showing the measured and calculated I-V curves for relatively
low Vset = 1.7 V (a) and high Vset = 2 V (b). In both
cases, IC was fixed to IC = 50 μA. For Vset = 1.7 V, current
overshoot is negligible as the CF growth time is comparable
or longer than the RC constant, thus the voltage across CP
is readjusted before or during CF growth. On the other hand,
Fig. 3b shows that for Vset = 2 V, LRS resistance reaches a
lower value due to the CF growth time being shorter than the
RC time. The lower resistance is reflected by a larger Ireset in
the subsequent reset operation, further supporting the evidence
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of a CF overgrowth. Since IC ≈ Ireset , an effective overshoot
current during set transition around 80 μA can be estimated
from Fig. 3b. The compact model accounts for the observed
values of LRS resistance and Ireset .
IV. ANALYTICAL MODEL OF OVERSHOOT EFFECTS
To predict the LRS resistance as a function of Vset and CP ,











where A = 200 ms−1 is a pre-exponential factor,
EA = 1.28 eV is the energy barrier for ion migration,
α = 0.3 [22] is a barrier lowering coefficient, k is the
Boltzmann constant and V is the applied voltage. Joule heating
is described by the denominator in the exponent, where T0 is
the ambient temperature, ρ and kth are the effective resistivity
and thermal conductivity, with values ρ = 1.97 mcm and
kth = 7 Wm−1 K −1. The exponential dependence of switching
speed on voltage in Eq. (1) is similar to other proposed models
in the literature for migration-based switching in RRAM [17],
[22]–[28]. Different models describing CF restoration during
set transition lead to the same qualitative behavior, provided
that an exponential voltage acceleration is assumed for the
set process. Assuming that the voltage across the device is
kept constant by CP during CF growth, we can estimate the














where τset is the effective set time. The latter can be approxi-
mated by the RC time constant in the CP -controlled overshoot
regime in Fig. 2c, namely:
τset = RCP , (3)
where R is the LRS resistance which can be calculated
approximating the CF shape by a cylinder, thus leading to:






where L = 5 nm is the CF length. By substituting











) C−2/3P , (5)
which directly yields R as a function of CP and Vset in the
CP controlled regime. From Eq. (5), Ireset can be estimated
as Ireset = Vreset /R, where Vreset is a characteristic constant
for a given pulse width [17]. It can be noticed that R does not
depend on IC , but follows a universal behavior, in agreement
with data in Fig. 2c. The results of the analytical formula
are plotted in Fig. 2c, showing a good agreement with data
and with the compact model in the CP -controlled region.
Eq. (5) applies to the CP -controlled region, where the over-
shoot transient takes place in a time τset which is generally
Fig. 4. Calculated R from the compact model [19] and from the formula in
Eq. (5) as a function of Vset for different CP , from 10 fF to 400 fF (a). (b)
shows the 1T1R and 1R resistances versus CP at a constant Vset = 2.1 V,
as shown in (a). Results show a complete agreement, with a slope -2/3 of the
1R resistance.
much smaller than the actual pulse width tP . For instance, for
R = 10 k and CP = 100 fF, one obtains τset = 1 ns, hence
much shorter than tP . Therefore, we do not expect any signif-
icant change of Eq. (5) at variable tP , at least for tP > 1 ns.
V. DISCUSSION
In our work the parasitic capacitance CP = 30 fF is consis-
tent with the drain-capacitance of the transistor in the 1T1R
with possible contributions from the metal interconnect. On the
other hand, the capacitive load in high-density memory circuits
might be significantly larger than CP = 30 fF as a result of,
e.g., long bitlines in a crossbar array. To assess the impact
of CP , Fig. 4a shows the calculated R as a function of Vset
for increasing CP , from 10 fF to 400 fF. Results from Eq. (5)
are compared to simulations as in Fig. 2 and 3. The onset of the
CP -controlled regime is anticipated at increasingly low Vset
for increasing CP , as a result of the CP−2/3 dependence
in Eq. (5). Note the saturation of the LRS resistance equal
to 4.7 k for high Vset due to the series resistance of the
transistor. The formula accounts very well for the R behavior
in the CP regime, even for a wide CP range of almost
2 decades.
To further assess the validity of Eq. (5), we evaluated
the LRS resistance as a function of CP for a constant
Vset = 2.1 V, as indicated in Fig. 4a. Fig. 4b shows the
1T1R compact model resistance and the corresponding 1R
compact model resistance of the RRAM (i.e., without the
series resistance of the transistor) as a function of CP . The
computed results from Eq. (5) are also shown for comparison,
in good agreement with simulations. In particular, the
1R resistance shows a slope −2/3 on the log-log plot,
as expected from the CP −2/3 term in Eq. (5).
VI. CONCLUSION
We studied current overshoot affecting the set transition
at high Vset in RRAM devices. An analytical formula is
presented to easily predict LRS resistance as a function
of Vset , CP and other microscopic parameters in the device.
Our analysis suggests that current overshoot can be minimized
by accurately controlling Vset and its variability, and by
limiting CP and the switching speed of the RRAM.
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